

**CLAIMS:**

What is claimed is:

1. A semiconductor wafer comprising:  
a first device having a first subcollector; and  
a second device having a second subcollector, wherein the second subcollector differs from said first subcollector.
2. The semiconductor wafer as recited in claim 1, wherein said second subcollector differs from said first subcollector in impurity type or doping concentration.
3. The semiconductor wafer as recited in claim 2, wherein said first subcollector comprises an arsenic impurity and said second subcollector comprises an antimony impurity.
4. The semiconductor wafer as recited in claim 2, wherein said first subcollector comprises an implant dose in the  $1 \times 10^{16} \text{cm}^{-2}$  range and said second subcollector comprises an implant dose in the  $1 \times 10^{15} \text{cm}^{-2}$  range.
5. The semiconductor wafer as recited in claim 1, wherein said second subcollector provides a higher resistance and a higher breakdown voltage ( $BV_{\text{CEO}}$ ,  $BV_{\text{CBO}}$ ) than said first subcollector.
6. The semiconductor wafer as recited in claim 1, wherein said first subcollector has a sheet resistance below approximately  $20 \Omega/\text{square}$ , and said second subcollector has a sheet resistance above approximately  $50 \Omega/\text{square}$ .

7. The semiconductor wafer as recited in claim 1, wherein said first subcollector is part of a bipolar transistor, a Schottky barrier diode, a PIN diode, a p+/subcollector diode, a p+/n-well/subcollector diode, a pn diode, or a varactor.

8. The semiconductor wafer as recited in claim 1, further comprising an additional diffusion abutting said first subcollector.

9. The semiconductor wafer as recited in claim 8, wherein said additional diffusion is a pedestal implant or a reach through diffusion.

10. The semiconductor wafer as recited in claim 1, wherein said first subcollector has an edge defined by a deep trench.

11. The semiconductor wafer as recited in claim 1, wherein said second subcollector provides lateral subcollector ballasting for improved ESD robustness.

12. The semiconductor wafer as recited in claim 1, wherein said first device is a first transistor and said second device is a second transistor.

13. First and second bipolar transistors formed on a p-substrate, said first transistor comprising:

- a Sb subcollector;

- a n-epi collector;

- a SiGe polysilicon p-doped extrinsic base;

- a SiGe silicon single crystal intrinsic base; and

said second transistor comprising:

- an As subcollector;

- a n-epi collector;

- a SiGe polysilicon extrinsic base; and

- a SiGe Si single crystal extrinsic base.

14. The semiconductor structure of claim 13, further comprising a polysilicon emitter.

15. The semiconductor structure of claim 14, wherein said structure is used for ESD protection.

16. A method of manufacturing a semiconductor device on a wafer comprising the following steps:

forming a first subcollector region in the wafer;

forming a second subcollector region in the wafer; wherein the second subcollector differs from the first subcollector;

forming an isolation structure abutting an end portion of at least one subcollector region;

forming a SiGe film or SiGeC film on the wafer surface above said first and second subcollector regions for formation of a transistor base region;

forming an emitter structure on the SiGe or SiGeC film.

17. The method of manufacturing a semiconductor device of Claim 16, wherein the first subcollector implant differs from the second subcollector region in impurity type or doping concentration.

18. The method of manufacturing a semiconductor device of Claim 16, wherein a first bipolar transistor is formed on said first subcollector region and a second bipolar transistor is formed on said second subcollector region.

19. A method of manufacturing a semiconductor device on a wafer comprising the following steps:

forming a subcollector region by implantation of the wafer with a first dopant and with a second dopant;

forming an isolation structure on the subcollector region;

forming a SiGe film or SiGeC film on the wafer surface for formation of a transistor base region;

forming an emitter structure on the SiGe or SiGeC film.

TOP SECRET